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William J .  Reid, Scottsdale, Ariz., assignor, by mesne as- THE DRAWING 
signments, to the United States of  America as repre- 
sented by the Administrator of the National Aeronau~cs ti FIG. 1 is a schematic block diagram of the illustrative 
and Space Administration embodiment of the present invention. 
Filed June 19, 1967, Ser. No. 646,934 FIG. 2 is the block schematic diagram showing the 
Hnt. @I. HD3b 3/04;  H05k 9/06 construction of each of the integrated circuit chips of the 
U.S. CI. 328-134 FIG. 1 embodiment. 
10 FIG. 3 is a schematic diagram of a NOR circuit used 
-- 
ABSTRACT OF T H E  DISCLOSURE in the construction of the FIG. 2 illustrated integrated circuit chip. 
A digital logic discriminator having four integrated FIG. 4-is a set of idealized weight forms used to de- 
circuit chips each consisting of a shift register stage and scribe the operation of the FIG. 1 emlbodimeilt. 
interconnected to form a divide function, exclusive OR 15 
function, phase shifting and holding such that a single DESCRIPTION OF THE ILLUSTRATIVE 
binary output signal is applied. When the binary signal EMBODIMENT 
is in a filsi state it indicates that one of the two input Before describing the FIG. 1 illustrative embodiment, 
signals has a lower frequency than the other while in the building blocks &own in FIGS. 2 and 3 will be filst 
the second binary state the reverse is indicated. 20 described. Referring particularly now to FIG. 3, there is 
illustrated a NOR circuit consisting of load resistor 98 
having one end connected to a positive supply potential. 
BACKGROUND O F  THE INVENTION The other end is connected to point or line C which is 
a common connection between the collectors of a plu- 
s hi^ invention lelates to frequency discriminators and s' rality of transistors 101, 102. etc. The emitters of all the 
especially to those types which use digital logic circuits transistors may be grounded as shown. Therefore, all 
and supply a single binary output signal. of the transistors are in parallel circuit between line C 
~h~ application of frequency discriminators is quite and ground reference potential. It  is easily seen that 
well established. TO date most frequency discriminators when one of the transistois is conducting, i.e., presents 
have been analog~le in character, that is, the phase of a low impedance, the voltage at  line C will be substan- 
the various is compared in strictly analogue man- tially ground reference potential, herein termed a "low 
ner with the output of the discriminator being an indi- potential." Therefore, when point @ is at ground, it 
cation of the frequency difference. some digital circuits indicates that any one of the transistois is in a conduc- 
have been constructed for comparing of frequencies of 35 tive State. To  make line e at +V volts, herein 'termed 
two input signals wherein the output is a set of signals "high potential," all of the transistors in parallel PO@, 
which varies according to the difference to  the frequen- 102, etc. must be nonconductive. This is termed an 
ties. such devices are called differential rate circuits. ~t "AND" function. Looking at the inputs A and B which 
any given instant there is no indication of whether one are supp!icd at the base electrodes of the transistols 
input frequency is greater than the other. However, the 40 140, I@% elc. through the base resistors 181 and 103, 
average of the output signals is indication of the difference it is seen that both the input signals A and B must be 
frequency. In such circuits the output signal frequency at a relatively low potential for C lo become high.  his 
varies as the phases of the input signals precess one gives rise lo the first equation. Note that there is an 
with respect to the other. It  is desired in certain appli- inve19ion in the signals from the base electrode to the 
cations that the different frequency be continuously in- 45 line C. This gives rise to the terminology NOR which 
dicated in a binary sense, i.e,, whether one frequency is means "not-or." The second equation indicates the call- 
greater or lower than the other. In such situations the ditions for making line C low, which means that any 
correction factor is the constant. one of the inputs A or B can ibe high. By definition, the 
binary signal when high indicates a binary 1 while when 
S U M M A W  OF THE INVENTION 50 low indicates a binary 0. A zero is indicated by a bar 
over the alphabetic character. 
It  is an object of this invention to provide a digital Rieferring next to FIG. 2, there is illustrated a shift 
logic frequency discriminator having a binary output register stage, formed on one integrated circuit chip, 
signal. used to oonstruct the illustrated FIG. I digital logic fre- 
It is another object of this invention to provide a 55 quency discriminator. The various NOR circuit elements 
digital logic frequency discriminator in which the various shown in the shift register stage are constructed in ac- 
component parts are constiucted from identical integrated cordance with the FIG. 3 illustrated NOR circuit. The 
circuit chips. functional characteristics of the shift register stage 114 
Apparatus embodying the present invention includes are set forth bdow. When the input signal on terminal 
five integrated circuit chips, each identical. Two of the cjo 106, hereinafter t e rm~d T, is high, the signal input to 
chips are interconnect~d to form a phase shifter for shift- terminal 108, hereinafter termed A, is ineffective to alter 
ing the relative phases between two received input sigals,  the memory contents of the shift register stage. However, 
one with respect to the other. A second pair of inte- when signal T on terminal 106 shifts or switches from its 
grated circuit chips provide phase detectors and gating high to its low condition or state, the present state of 
setup which receives a phase shifted signal from the 65 A (high or low) is stored in the shift-register stage and 
phase shifter and compares them. Output signals are indicated by the output portion. The output portion in- 
supplied to a fifth integrated circuit chip which receives lcludes terminal 110 which, when supplying a high volt* 
and holds the binary information indicative of which age, indicates a binary one is stored in the stage, while 
input signal frequency is the greater. In one embodiment the opposite stable state is indicated through second out- 
of the present invention, each integrated circuit chip 70 put terminal 112 carryihg a high voltage, which indicates 
included three cross-coupled NOR circuits. Each inte- a binary zero is stored. Correspondingly, when a binary 
grated circuit chip stores information and is responsive zero is stored in the shift register stage, the output po- 
3,501,701 
3 4 
tential on ternlinal 110 is low and when a binary one is i.e., supplies a binary o ~ ~ t p u t  signal. Also, an advantage 
stored the output potential on terminal 112 is low. The of the described digital discriminator is its adaptation to 
potentials on terminals 110 and 112 arc always opposite. the integrated cilcuit logic. For example, shift register 
As such, the signals are termed "compbn~entary." The stage 104 shown in FIG. 2 may be on one integrated 
shift register stage consists essentially of three flip-flop circuit chip. Thc ocrtput signal being in a first state, in- 
cilcuits, oiitput flip-flop 114, reference flip-flop 116, and dicates thal a reference flequency j, is higher than an 
inp~lt flip-flop 118. Each flip-flop consists of two cross- unknowil frequency f,; when in a second state the reverse 
coupled NO13 circuits generally denoted 120. Such isindicated. 
c-oss-coupiing is well known in the art. Input signal T is Refcrence flequency f, is supplied over input line 132 
supplied to ieset input portions, generally designated by from a reference oscilldtor (not shown). Shaper 134 
"R," to both flip-flops 116 and 118. Input signal A is forms p~ilses or rectangular waves from the input frc- 
supplied to the set input portion of flip-flop 118, generally quelicy and supplies in-phase output signals over line 136 
denoted S. Flip-flop 116 also receives a set input over line and opposing-phase output signals over line 38. In a 
122 from the flip-flop 118. Correspondingly, an input to similar manner, a signal of unknown frequency is supplied 
the reset side (R) of flip-flop 118 is provided over line 15 over line 140. Shaper 142 shapes the received unknown 
124 from Rip-flop 116. The significance of these two frequency signal f,, into rectangular waves and supplies 
connections will become apparent. Flip-flop 114 is con- the shaped pulses over line 144 for comparison with the 
trolled by signals over lines 126 and 128, respectively, reference frequency in the discriminator phase detector 
from flip-flops 116 and 118. portion 152. 
The signal condition of shift register stage 104 is first 20 The discriminator consists of phase shifter 146 which 
described when terminal 106 has its input signal T high. receives the signals from shaper 134 for supplying two 90" 
Referring back to FIG. 1, it is seen that a high input signal phase-separated signals, respectively, over lines I48 and 
causes a trznsistor 100, 182, etc. to be conductive and 150. The signals on line 148 are one-half ihe frequency 
thereby provide a low output signal from the NOR cir- of f, and are in-phase while the signals on line 150 are 
cuit. Therefore, when T is high, lines 124 and 128 are 25 90' shifted with respect to the signal on 148. Phase 
low. Since both lines 124 and 128 are low, flip-flop~ 114 detector 152 receives the two phase-separated signals 
remains in its previous state continuing to store either a and compares them with signal f,. The resultant compari- 
one or a zero. son signals switch hold shift-register stage 154 such that 
When the signal T changes from a high to a low state, its binary output signal is in a first stage whenever f, 
the high or low state of signal A then present a t  terminal 30 has a first relationship to j, and in a second binary state 
108 is stored in shift register stage 104 and provided as whenever f, has a secoad relationship to fl. The operation 
an output signal. We will first examine the circuit opera- is such that hold shift register stage I54 remains in the 
lion of flip-flo;? 118. When T is high, line 128 is low. same binary state until the frequency relationship between 
When 128 is low, NOR circuit 220A supplies an inverted f, and f, reverse. S~ich action provides a binary digital out- 
A signal to line 122, i.e., it acts as a gate. Signal A is 35 put indicating the relationship betmeen f, and f,. 
inverted in flip-flop 116 and is supplied in its normal The operation of the discriminator is best understood 
polarity; that is, when A is high, line 126 is high; w r -  by referring to the idealized wave forms in FIG. 4 
respondingly, when A is low, line 126 is low. When T wherein rectangular waves 156 are found on line 136 
returns to  low, flip-flop 118 then assumes the state in- at the T input of divide shift-reigster stage 158. Shift- 
dicated by terminal 108 signal A. NOR circuit 120B has 40 register stage 158 is connected as shown in FIG. 4 with 
now been opened to pass the signals on lines 122 and 124. jumper 130 between ths zero or negative (--) output 
First, assume that A is low, then line 122 is high, closing portion and connected to the A input to provide a divide- 
NOR circuit 120B, making line 128 low. Therefore, flip. by-two circuit. The line 148 supplied signal is wave 160, 
flop I18 assumes a state wherein line 128 is high and line while the line 162 signal (the binary zero output of divide 
122 is low. Turning now to flip-flop 116, since line 122 is 45 SR158) is wave 164. Wave 164 is supplied to the A input 
low, line 126 is also low forcing flip-flop 116 into a stable of shift register stage 166, while T input of that stage 
state represented by line 126 being high. Turning now to receives the binary-zero output signal of shaper 134 as 
flip-flop 114, line 124 has momentarily gone high and supplied over line 138 and shown in FIG. 4 as rectangular 
line 128 is low. Ths high voltage on line 124 forces ter- wave 168. Since the divide shift register stage 158 and 
minal 110 to be low, thereby forcing terminal 112 to  be 50 the shift register stage 146 are timed at their T inputs by 
high. Therefore, a low input signal A, appearing when waves from shaper 134 that are 180" out-of-phase and 
signal T changes from a high to low, results in a binary the frequency of signal 144 is one-half of the input signal, 
zero output signal. Correspondingly, a high signal A on  their respective output signals are 90' phase-shifted with 
terminal 108, when T changes from high to low, results in respect to each other as shown by waves 170 and 172 of 
a momentary high signal being supplied to line 128 and 55 FIG. 4. The 90" phase relationship may be changed by 
a low signal to line 126. Flip-flop 114 is then ~t to  sup- connecting line 150 to the plus or binary one output por- 
ply a high signal on line I10 indicating a binary one with tion of the register stage 166. Also, the divide shift-register 
a correspondingly low signal on terminal 112. stage 158 may be connected to line 148 through its binary 
FIG. 2 cirouil may be used to divide a number of zero output stage portion to provide an alternate connec- 
serially applied pulses by two by connecting binary zero 60 tion. 
output terminal 112 to terminal 108, as by line or jumper Referring now to the phase detector 152, the in-phase 
130. It  will be remembered that the voltage on terminal wave 160 on line 148 is supplied to the timing input T 
112, upon a transition from high to low of signal T, is of the reference shift-register stage 174. In a similar man- 
opposite that of signal A found on  terminal 108. For ner, the 90" phase-shifted signal on line I50 is supplied 
example, if signal A is high, then the resulting output 65 to the timing input T of the discriminator shift-register 
signal on terminal 112 is low, and vice versa. Since the stage 176. The A signal inputs to the stages 174 and 176 
circuit is only operative when signal 106 goes &om high both receive signal 168 from shaper 142 as supplied over 
to low, the terminal 112 changes every cycle of (the input line 144. One mode of operation represented by fu wave 
wave to provide an output wave one-half the frequency 178 in FIG. 4 has a frequency lower than that of the 
of the input wave. reference frequency f,. The frequency difference is quite 
Referring now to FIGS. 1 and 4, there is described the great in that fu is 25% lower than f,. Each time wave 
illustrative digital logic frequency discriminator. This 160 on line 148 changes from the high to the low, such 
discriminator is characterized in that the output control as at transitions 180, the polarity of wave 178 representing 
signal for adjusting the frequency is digital in character, 75 f, is stored in reference shift register stage 174, with the 
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opposite polarity being supplied over line 182 to the A register stage means each having two inputs and at least 
input of hold shift register stage 154. Such action results one output, one of which provides a signal complemen- 
in wave 170 being supplied to stage 154. tary to the polarity of the signal received on one of said 
Shift register stage 176 receives wave 172, the binary inputs and responsive to a change in signal on another 
zero output of the shift register stage 166, over line 150. one of said inputs to store and supply an output signal 
It should be noted that wave 172 is 90" displaced from having a polarity complementary to a signal then plesent 
wave 160. Each time wave 172 goes from a high to a low, on said first-mentioned input, 
such as at transitions 184, the signal state of fu is trans- said another input on said divide stage being con- 
ferred into shift register stage 176, inverted and supplied nected to said first pulse forming means and having 
over line 186 to timing input T of shift-register stage 154. a complementary output connected to said one input 
It should be noted in this particular illustration the out- whereby the pulse repetitive frequency on said an- 
put of shift register stage 176 is represented by wave 188, other input is divided by two, and further having an 
indicating that the hold shift register stage 154 is never output providing a non-complementary signal with 
switched from one state to  the other. This holding is in respect to the input signal on said one input, 
accordance with the above teaching that as long as the 15 said exclusive OR stage having its one input con- 
frequency f, remains lower than the reference frequency nected to the complementary output of said divide 
fr, the output signal of the shift register stage 154 re- stage and its said another input connected to said 
mains a constant potential, indicated by line 190 in FIG. 4. first pulse forming means such that the signal on 
In order to illustrate a change in frequency and the re- said one input is stored, 
action of the shift register stage 154 thereto, I have illus- 20 said stages providing a set of output control signals 
trated a variable frequency wave 192 which represents which are 90" out of phase with respect to each 
fu'. With this latter wave, the output of the discriminator other, 
shift register stage 176 is wave 194. The output of the phase detecting means including a reference stage and 
reference shift register stage 174 is represented by wave a discriminating stage each characterized by having 
196 and the output signal of shift register stage 154 is 25 a timing input, a signal input, and a complementary 
wave 198. It  may be noted that the reference waves output portion, the signal inputs of both phase de- 
derived from the reference frequency fr are always the tector stages being connected to said second pulse 
same. Therefore, waves 156, 160, 164, 168, and 172 are forming means and the respective timing inputs 
used to explain the operation of the discriminator with being respectively connected to said divide and ex- 
respect to varying frequency waves 192, 194, 196, and 30 clusive-OR stages for receiving the 90" phase shifted 
198. Examination of the wave forms with respect to the pulses, and 
discriminator block diagram will show the mode of op- said holding means comprising a shift register stage 
eration as referred to below. having a timing input and a signal input with the 
Wave 194 is derived from stage 174. Each time wave timing input receiving signals from said discrimina- 
160 has a high-to-low transition 180, the signal fu wave 25 tor stage and the signal input receiving signals from 
192, on line 144, is sampled and stored in stage 174. said reference stage, and having an output portion 
Wave 194 is generated by stage 174 by supplying the in- providing a digital signal indicative of the relation- 
verse state of signal 192, f,', each transition of 180 of ship of the pulse repetitive frequencies provided by 
wave 160. Similarly, stage 176 supplies wave 196 over said shapers. 
line 186, causing stage 154 to supply control signal 198. 40 3. A frequency discriminator employing logic switch- 
The first portion 198A indicates f,' has a higher frequency ing circuits, including in combination, 
than f,. During time 200 (FIG. 4), f,' undergoes a rapid first input means respectively on first and second lines 
decrease in frequency, from 33% high to 25% low in supplying a first set of complementary digital signals 
three cycles of f,. The discriminator rapidly responds, respectively on first and second lines and having a 
switching states of control signal 198. The response of the 45 first repetitive frequency, 
discriminator to other changes in frequency is comparable. second input means supplying digital signals having 
When the reference frequency is equal to f, there is a second repetitive frequency, 
no change in the digital output signal. Only when the divide means including a flip-flop and connected to 
frequency relation of the two signals has reversed will the said first line and responsive to said first set of digital 
output signal switch states. 50 signals thereon to supply through said flip-flop a What is claimed is: second set of complementary digital signals having a 
I. A frequency discriminator, including in combina- repetitive frequency one-half of the first set of repet- 
tion, itive frequency, 
first and second input means each having pulse form- exclusive OR means including a flip-flop and connect- 
ing means responsive to an input signal, 55 ed to said second line and to said divide means for phase shifting means connected to said first input means receiving one of said second set of digital signals 
for receiving the first input means signals and pro- and responsive to supplied digital signals to supply 
viding output signals which are shifted in phase ap- through said flip-flop a digital signal having a repeti- proximately 90" with respect to each other and de- tive frequency and phase-shifted with respect to said 
rived from the first input means signals, 
a phase detector connected to said phase shifter for 60 second set of digital signals, 
receiving said phase shifted signals and first bistable means connected to said divide means 
said phase shifted signals with an input signal from and to said second input means and responsive to 
said second input means and providing a first set of a signal in said second set to selectively alter its 
control signals whenever said second input means stable state according to said secoxd repetitive fre- 
signal frequency, and a second set of control signals 65 quency signal, 
whenever the first means input signal is higher than second bistable means connected to said exclusive OR 
the second means input signal frequency, and means and to said second input means and being 
holding means connected to said phase detector means responsive to said phase-shifted signal to selectively 
and responsive to said first set of signals to  provide alter its stable state according to said second repeti- 
a first binary output signal responsive to said sec- tive frequency signal, and 
ond set of signals to provide a second binary output third bistable means connected to said first and second 
signal. bistable means and responsive to an alteration in 
2. The combination as in claim 1 wherein said phase stable states of one of said bistable means to selec- 
shifting means includes divide and exclusive OR shift 75 tively alter its bistable state according to the then 
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